Infineon

Senior Staff Engineer - AMS Verifi...

Infineon
Bangalore
500,000-600,000 Year
9 - 14 Years
Posted:
30+ days ago
Full time
Applicants:
0
Job Description

As a AMS Verification Engineer one should have working experience with AMS Verification on multiple SOC s or sub-systems. One should have proficiency in AMS simulation environment using Cadence/Synopsys/Mentor tools. Knowledge of digital design techniques, Verilog HDL, and standard RTL coding styles, as well as analog circuit basics, with previous analog design experience a plus. Candidate should be familiar with the concepts of behavioral modeling - both digital (Verilog-D) and analog (Verilog-A or Verilog-AMS). Experience in SV and UVM testbench development/modifications from mixed signal perspective is a plus. Functional knowledge of analog and mixed signal building blocks, such as comparators, op-amps, switched cap circuits, various types of ADCs and DACs, current mirrors, charge pumps, and regulators is expected. Working knowledge of Perl / Skill/ Python/Tcl or other scripting relevant language is a plus. Candidate should have ability to lead a project team, and work collaboratively in a multi-site development environment.


  • Ability to lead MSV and/or DV verifications.
  • Involved in verification for IPs .
  • Handling project dynamics on scope, schedule and effort - coming up with alternative verification plans, Mentoring Junior engineer.
  • Test plan preparation as per the dynamics of product specifications.
  • Behavioral modeling: Verilog, real or SV-RNM .
  • Dealing challenges with AMS methodologies of Cadence irun/xrun or Synopsys: XA-VCS or Mentor Eldo ADMS.
  • Testcase Debug & proposing new scenarios.
  • Ability to strategize optimization of simulation bench for simulation time.

Your Profile

You are best equipped for this task if you have:

  • Bachelors with 9+ years or Masters with 8+ years of experience.
  • Analog: functional spec understanding of standard power management blocks, clock circuits and data converters. Loop analysis is an added advantage.
  • HDL/HVL Verilog Verilog-ams SV/UVM added advantage.
  • Tools: Cadence Xcelium spectre Synopsys XA-VCS Mentor Eldo ADMS .
  • Automation: Perl/python/shell.
  • Schedule and result oriented execution mindset, flexible in working as per the project scope needs, Exploring and experimentation for continuous methodology improvements.
  • Ability to drive projects and debug independently

Role: Design Verification Engineer

Industry Type: Electronic Components / Semiconductors

Department: Engineering - Hardware & Networks

Employment Type: Full Time, Permanent

Role Category: Hardware

Education

UG: Any Graduate

PG: Any Postgraduate

Job Requirment
Role:
Senior Staff Engineer - AMS Verification
Industry:
Department:
Engineering
Employment Type:
Full time
Education
Graduate
Skills
Automation Testing
Automation
Python
Digital Design
Share this job:
Similar Jobs
Mindsprint
Data Scientist - Chennai
Mindsprint
Chennai
5 - 8 Year
Full time
Posted:
30+ days ago
Cerence company
Software Quality Assuranc...
Cerence company
Bangalore
3 - 1 Year
Full time
Posted:
30+ days ago
Ness
Bigdata
Ness
Hyderabad
0 - 5 Year
Full time
Posted:
30+ days ago
Tata Consultancy Services
SAP SuccessFactors
Tata Consultancy Servi...
Bangalore
2 - 6 Year
Full time
Posted:
30+ days ago
Siemens
AI/ML Engineer- Python & ...
Siemens
Bangalore
0 - 4 Year
Full time
Posted:
30+ days ago
HP
College Intern
HP
Bangalore
0 - 0 Year
Full time
Posted:
30+ days ago
Honeywell
Embedded Engr II
Honeywell
2 - 6 Year
Full time
Posted:
30+ days ago
Wells Fargo
Independent Testing Speci...
Wells Fargo
Bangalore
2 - 7 Year
Full time
Posted:
30+ days ago
DUX Education
UI/UX Designer
DUX Education
Hyderabad
3 - 5 Year
Full time
Posted:
30+ days ago
Chargebee
Software Development Inte...
Chargebee
Bangalore
0 - 0 Year
Full time
Posted:
30+ days ago
Microland
Associate Technical Speci...
Microland
Bangalore
0 - 3 Year
Full time
Posted:
30+ days ago
Sprinklr
Billing Analyst
Sprinklr
Bangalore
1 - 5 Year
Full time
Posted:
30+ days ago